Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Renesas Electronics/R7FA6T1AD/DBG/TRACECTR#0x0
ENETBFULL=0
Trace Control Register
Enable bit for halt request by ETB full
0 (0): ETB full does not cause CPU halt
1 (1): ETB full cause CPU halt
https://github.com/cmsis-svd/cmsis-svd-data